

# SILICON GATE BICMOS DIGITAL INTEGRATED CIRCUIT

# TC55B8128P/J-12,-15,-20

## TENTATIVE DATA

131,072 WORD x 8 BIT BiCMOS STATIC RAM

## PRELIMINARY

## **DESCRIPTION**

The TC55B8128P/J is a 1,048,576 bits high speed static random access memory organized as 131,072 words by 8 bits using BiCMOS technology, and operated from a single 5-volt supply. Toshiba's BiCMOS technology and advanced circuit form provide high speed feature.

The TC55B8128P/J has low power feature with device control using Chip Enable ( $\overline{CE}$ ), and has Output Enable Input ( $\overline{OE}$ ) for fast memory access.

The TC55B8128P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible.

The TC55B8128P/J is moulded in 32 pin standard DIP and SOJ with 400 mil width for high density surface assembly.

## FEATURES


- Fast access time :
 

TC55B8128P/J-12	12ns (MAX.)
TC55B8128P/J-15	15ns (MAX.)
TC55B8128P/J-20	20ns (MAX.)
  - Low power dissipation
 


Operation : TC55B8128P/J-12	150mA (MAX.)
TC55B8128P/J-15	150mA (MAX.)
TC55B8128P/J-20	150mA (MAX.)
  - Standby : 10mA (MAX.)
  - 5V single power supply :  $5V \pm 10\%$
  - Fully static operation
  - All Inputs and Outputs : TTL compatible
  - Output buffer control :  $\overline{OE}$
  - Package
 

TC55B8128P : DIP32-P-400
TC55B8128J : SOJ32-P-400A

## PIN CONNECTION



## BLOCK DIAGRAM



A0~A16	Address Inputs
I/O1~I/O8	Data Inputs / Outputs
CE	Chip Enable Input
WE	Write Enable Input
OE	Output Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.5~7.0	V
$V_{IN}$	Input Terminal Voltage	-2.0*~7.0	V
$V_{IO}$	I/O Terminal Voltage	-0.5*~ $V_{DD}$ + 0.5	V
$P_D$	Power Dissipation	900	mW
Tsolder	Soldering Temperature · Time	260 · 10	°C · sec
Tstrg	Storage Temperature	-65~150	°C
Topr	Operating Temperature	-10~85	°C

\*: -3V with a pulse width of 10ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD}$ + 0.5	V
$V_{IL}$	Input Low Voltage	-0.5*	-	0.8	V

\*: -3V with a pulse width of 10ns

DC and OPERATING CHARACTERISTICS (Ta = 0~70°C, V<sub>DD</sub> = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$I_{IL}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	± 10	$\mu A$
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	- 4	-	-	mA
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	-	-	mA
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	-	-	± 10	$\mu A$
$I_{DDO}$	Operating Current	tcycle = Min cycle, $\overline{CE} = V_{IL}$ , Iout = 0mA Other Inputs = $V_{IH}$ / $V_{IL}$	-	-	150	mA
$I_{DDS\ 1}$	Standby Current	$\overline{CE} = V_{IH}$ Other Inputs = $V_{IH}$ / $V_{IL}$	-	-	30	mA
$I_{DDS\ 2}$		$\overline{CE} = V_{DD} - 0.2V$ Other Inputs = $V_{DD} - 0.2V$ or $0.2V$	-	-	10	

CAPACITANCE ( $T_a = 25^\circ C$ ,  $f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	6	pF
$C_{I/O}$	I/O Capacitance	$V_{I/O} = \text{GND}$	8	pF

Note : This parameter is periodically sampled and is not 100% tested.

TRUTH TABLE

MODE	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O	POWER
Read	L	L	H	$D_{out}$	$I_{DDO}$
Write	L	*	L	$D_{in}$	$I_{DDO}$
Output Disabled	L	H	H	High-Z	$I_{DDO}$
Standby	H	*	*	High-Z	$I_{DDS}$

\* High or Low

**AC CHARACTERISTICS (Ta = 0~70°C<sup>(4)</sup>, V<sub>DD</sub> = 5V ± 10%)**

**READ CYCLE**

SYMBOL	PARAMETER	TC55B8128P/J - 12		TC55B8128P/J - 15		TC55B8128P/J - 20		ns
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	12	—	15	—	20	—	
t <sub>ACC</sub>	Address Access Time	—	12	—	15	—	20	
t <sub>CO</sub>	Chip Enable Access Time	—	12	—	15	—	20	
t <sub>OE</sub>	Output Enable Access Time	—	7	—	8	—	10	
t <sub>COE</sub>	Output Enable Time from CE	4	—	4	—	4	—	
t <sub>COD</sub>	Output Disable Time from CE	—	6	—	7	—	8	
t <sub>OEE</sub>	Output Enable Time from OE	0	—	0	—	0	—	
t <sub>ODO</sub>	Output Disable Time from OE	—	5	—	6	—	7	
t <sub>OH</sub>	Output Data Hold Time from Address Change	4	—	4	—	4	—	
t <sub>PU</sub>	Chip Selection to Power Up Time	0	—	0	—	0	—	
t <sub>PD</sub>	Chip Deselection to Power Down Time	—	12	—	15	—	20	


**WRITE CYCLE**

SYMBOL	PARAMETER	TC55B8128P/J - 12		TC55B8128P/J - 15		TC55B8128P/J - 20		ns
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	12	—	15	—	20	—	
t <sub>WP</sub>	Write Pulse Width	8	—	9	—	10	—	
t <sub>AW</sub>	Address Valid to End of Write	9	—	10	—	11	—	
t <sub>CW</sub>	Chip Enable to End of Write	8	—	9	—	10	—	
t <sub>AS</sub>	Address Set Up Time	0	—	0	—	0	—	
t <sub>WR</sub>	Write Recovery Time	1	—	1	—	1	—	
t <sub>OEW</sub>	Output Enable Time from WE	1	—	1	—	1	—	
t <sub>ODW</sub>	Output Disable Time from WE	—	6	—	7	—	8	
t <sub>DS</sub>	Data Set Up Time	7	—	8	—	9	—	
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	

**AC TEST CONDITIONS**


Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

Fig. 1




TIMING WAVEFORMS


## READ CYCLE (1)



## WRITE CYCLE 1 (5) (WE Controlled Write)




## WRITE CYCLE 2 (5) (CE Controlled Write)



Note :

1.  $\overline{WE}$  is High for Read Cycle.
2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to  $\overline{WE}$  High transition, outputs remain in a high impedance state.
4. The Operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
5. The  $\overline{OE}$  input can be held on low ( $V_{IL}$ ) in write cycle.
6. These parameters are specified as follows and measured by using the load shown in Fig. 1.
  - (A)  $t_{COE}, t_{OEE}, t_{OEW}$  ..... Output Enable Time
  - (B)  $t_{COD}, t_{ODO}, t_{ODW}$  ..... Output Disable Time



**TOSHIBA**

DATA BOOK

**MOS MEMORY  
(VRAM, SRAM)**

**1991**

# INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION  
Semiconductor Group

Unit in mm

DIP32-P-300






DIP32-P-400



Unit in mm

SOJ32-P-400A



SOJ40-P-400

