

TC5565APL/AFL-10,-12,-15


8,192 WORD 8 BIT CMOS STATIC RAM

DESCRIPTION

The TC5565APL/AFL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When CE2 is a logical low or CE1 is a logical high, the device is placed in low power standby mode in which standby current is 2 μ A typically. The TC5565APL/AFL has three control inputs. Two chip enable (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5565APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5565APL is offered in a dual-in-line 28 pin standard plastic package. The TC5565AFL is offered in 28 pin mini Flat Package.

FEATURES

- Low Power Dissipation
27.5mW/MHz(Max.) Operating
- Standby Current: 100 μ A(Max.) Ta=70°C
- Access Time
TC5565APL/AFL-10 : 100ns(Max.)
TC5565APL/AFL-12 : 120ns(Max.)
TC5565APL/AFL-15 : 150ns(Max.)
- 5V Single Power Supply
- Power Down Features: CE2, CE1
- Fully Static Operation
- Data Retention Supply Voltage: 2.0 ~ 5.5V


PIN CONNECTION (TOP VIEW)**PIN NAMES**

A0 ~ A12	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

- Directly TTL Compatible: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name	
600 mil DIP	TC5565APL	DIP28-P-600
300 mil DIP (Slim Package)	*TC5563APL	DIP28-P-300B
Flat Package (SOP)	TC5565AFL	SOP28-P-450

*: See TC5563APL Technical Data

BLOCK DIAGRAM

OPERATION MODE

OPERATION MODE	CE1	CE2	OE	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	D _{OUT}	I _{DDO}
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	H	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDS}
	*	L	*	*	High-Z	I _{DDS}

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260 ~ 10	°C · sec
T _{stg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

*: -3.0V at pulse width 50ns Max.

**: Flat package

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3*	-	0.8	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	

*: -3.0V at pulse width 50ns Max.

TC5565APL/AFL-10,-12,-15

D.C. and OPERATING CHARACTERISTICS ($T_a=0 \sim 70^\circ C$, $V_{DD}=5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT	
I_{IL}	Input Leakage Current	$V_{IN}=0 \sim V_{DD}$			-	-	± 1.0	μA	
I_{OH}	Output High Current	$V_{OH}=2.4V$			-1.0	-	-	mA	
I_{OL}	Output Low Current	$V_{OL}=0.4V$			4.0	-	-	mA	
I_{LO}	Output Leakage Current	$CE_1=V_{IH}$ or $CE_2=V_{IL}$ or $R/W=V_{IL}$ or $\bar{OE}=V_{IH}$ $V_{OUT}=0 \sim V_{DD}$			-	-	± 1.0	μA	
I_{DD01}	Operating Current	$V_{DD}=5.5V$ $\bar{CE}_1=V_{IL}$ $CE_2=V_{IH}$ Other input= V_{IH}/V_{IL} $I_{OUT}=0mA$	$t_{cycle}=1.0\mu s$		-	-	10	mA	
			$TC5565APL-10$	$t_{cycle}=100ns$	-	-	45	mA	
			$TC5565AFL-10$	$t_{cycle}=120ns$	-	-	40	mA	
			$TC5565APL-12$	$t_{cycle}=150ns$	-	-	35	mA	
			$TC5565AFL-12$	$t_{cycle}=150ns$	-	-	5	mA	
			$TC5565APL-15$	$t_{cycle}=150ns$	-	-	40	mA	
I_{DD02}	Operating Current	$V_{DD}=5.5V$ $\bar{CE}_1=0.2V$ $CE_2=V_{DD}-0.2V$ Other input= $V_{DD}-0.2V/0.2V$ $I_{OUT}=0mA$	$t_{cycle}=1.0\mu s$		-	-	35	mA	
			$TC5565APL-10$	$t_{cycle}=100ns$	-	-	35	mA	
			$TC5565AFL-10$	$t_{cycle}=120ns$	-	-	30	mA	
			$TC5565APL-12$	$t_{cycle}=150ns$	-	-	40	mA	
			$TC5565AFL-12$	$t_{cycle}=150ns$	-	-	30	mA	
			$TC5565APL-15$	$t_{cycle}=150ns$	-	-	30	mA	
I_{DDS1}	Standby Current	$\bar{CE}_1=V_{IH}$ or $CE_2=V_{IL}$			-	-	3	mA	
$*I_{DDS2}$		$\bar{CE}_1=V_{DD}-0.2V$ or $CE_2=0.2V$	$V_{DD}=5.5V$		-	2	100	μA	
			$V_{DD}=3.0V$		-	1	50		

*: In standby mode with $\bar{CE}_1 \geq V_{DD}-0.2V$, these specification limits are guaranteed under the condition of $CE_2 \geq V_{DD}-0.2V$ or $CE_2 \leq 0.2V$.

CAPACITANCE ($T_a=25^\circ C$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=GND$	-	-	10	pF
C_{OUT}	Output Capacitance	$V_{OUT}=GND$	-	-	10	pF

Note : This parameter periodically sampled is not 100% tested.

TC5565APL/AFL-10,-12,-15

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC5565APL-10 TC5565AFL-10		TC5565APL-12 TC5565AFL-12		TC5565APL-15 TC5565AFL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{C01}	\bar{CE}_1 Access Time	-	100	-	120	-	150	
t _{C02}	GE ₂ Access Time	-	100	-	120	-	150	
t _{OE}	Output Enable to Output Valid	-	50	-	60	-	70	
t _{COE}	Chip Enable (\bar{CE}_1 , CE_2) to Output in Low-Z	10	-	10	-	15	-	
t _{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable (\bar{CE}_1 , CE_2) to Output in High-Z	-	35	-	40	-	50	
t _{ODO}	Output Enable to Output in High-Z	-	35	-	40	-	50	
t _{OH}	Output Data Hold Time	20	-	20	-	20	-	

Write Cycle


SYMBOL	PARAMETER	TC5565APL-10 TC5565AFL-10		TC5565APL-12 TC5565AFL-12		TC5565APL-15 TC5565AFL-15		UNIT
		MIN. ¹	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	60	-	70	-	90	-	
t _{CW}	Chip Selection to End of Write	80	-	85	-	100	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output High-Z	-	35	-	40	-	50	
t _{TOEW}	R/W to Output Low-Z	5	-	5	-	10	-	
t _{TDS}	Data Set up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITION


Output Load : 100pF + 1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement V_{IN} : 0.8V, 2.2V
 Reference Level V_{OUT} : 0.8V, 2.2V
 t_r, t_f : 5ns

TIMING WAVEFORMS


READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



WRITE CYCLE 2 (4) ($\overline{CE1}$ Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)



Note 1. R/W is High for Read Cycle.


2. Assuming that $\overline{CE1}$ Low transition of CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0 ~ 70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I_{DD2S}	Standby Supply Current	$V_{DD}=3.0V$	-	-	μA
			-	-	
t_{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t_R	Recovery Time	t_{RC*}	-	-	μs

*: Read cycle time.

CE1 Controlled Data Retention Mode (1)



CE2 Controlled Data Retention Mode (3)



Note 1: In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD} - 0.2V$.

2: If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, $I_{DD\$1}$ current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.

3: In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

DEVICE INFORMATION

The TC5565APL/AFL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about $0.1\mu F$ decoupling capacitor for every device is recommended to eliminate such noise.




Fig.1 Typical Current Waveforms

TOSHIBA

DATA BOOK

**MOS MEMORY
(VRAM, SRAM)**

1991

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION
Semiconductor Group

Unit in mm

DIP28-P-400A




DIP28-P-600



Unit in mm

SOP28-P-450



SOP32-P-450

