

TC5562P/J-35, -45

65,536 WORD x 1 BIT CMOS STATIC RAM

DESCRIPTION


The TC5562P/J is a 65,536 bit high speed static random access memory organized as 65,536 words by 1 bit using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 35ns/45ns and maximum operating current of 100mA at minimum cycle time. The TC5562P/J also features an automatic standby mode. When deselected by chip Enable (\overline{CE}), the operating current is reduced from 100mA to 20mA. The TC5562P/J is suitable for use in main memory of high speed computer and pattern memory, where high speed/high density are required. The TC5562P is moulded in a 22 pin plastic DIP with 300 mil width for high density surface assembly and the TC5562J is moulded in a 24 pin plastic SOJ with 300 mil width for high density surface assembly. The TC5562P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast Access time: TC5562P/J-35 35ns(MAX.)
TC5562P/J-45 45ns(MAX.)
- Low power dissipation:

Operation	100mA (MAX.)
Standby	20mA (MAX.)
- 5V single power supply
- Fully static operation
- Directly TTL compatible: All Input and Output
- I/O separate
- Package: 22 Pin Plastic 300 mil DIP : TC5562P
24 Pin Plastic 300 mil SOJ : TC5562J


PIN CONNECTION



PIN NAMES

A0 ~ A15	Address Inputs
DIN	Data Input
DOUT	Data Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature	260 ± 10	°C · sec
T _{stg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

D.C. ELECTRICAL CHARACTERISTICS (T_a=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1	µA
I _{OH}	Output High Current	V _{OH} =2.4V	-8	-	-	mA
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1	µA
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =Min cycle, CE=V _{IL} Other Input=V _{IH} /V _{IL}	-	-	100	mA
I _{DD1}	Standby Current	V _{DD} =5.5V, t _{cycle} =Min cycle CE=V _{IH} Other Input=V _{IH} /V _{IL}	-	-	20	mA
I _{DD2}		$\overline{CE}=V_{DD}-0.2V$ Other Input V _{DD} -0.2V or 0.2V	-	-	2	

CAPACITANCE (T_a=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC5562P/J-35, -45

A. C. CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC5562P-35 TC5562J-35		TC5562P-45 TC5562J-45		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	35	-	45	-	ns
t _{ACC}	Address Access Time	-	35	-	45	ns
t _{CO}	Chip Enable Access Time	-	35	-	45	ns
t _{COE}	Chip Enable to Output in Low-Z	5	-	5	-	ns
t _{COD}	Chip Enable to Output in High-Z	-	15	-	15	ns
t _{OH}	Output Data Hold Time	5	-	5	-	ns

WRITE CYCLE

SYMBOL	PARAMETER	TC5562P-35 TC5562J-35		TC5562P-45 TC5562J-45		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	35	-	45	-	ns
t _{WP}	Write Pulse Width	25	-	30	-	ns
t _{CW}	Chip Enable to End of Write	25	-	30	-	ns
t _{AW}	Address Set up Time	0	-	0	-	ns
t _{WR}	Write Recovery Time	0	-	0	-	ns
t _{ODW}	\overline{WE} to Output High-Z	-	15	-	15	ns
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	ns
t _{DS}	Data Set up Time	20	-	25	-	ns
t _{DH}	Data Hold Time	0	-	0	-	ns

A.C. TEST CONDITIONS

Input Pulse Levels	0.6V, 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1






Fig. 1 Output Load

TIMING WAVEFORMS


READ CYCLE



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)



- Note:
1. \overline{WE} is High for Read Cycle.
 2. Assuming that \overline{CE} Low transition occurs coincidentally or after \overline{WE} Low transition, outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincidentally or prior to \overline{WE} High transition, outputs remain in a high impedance state.
 4. The operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TOSHIBA

DATA BOOK

MOS MEMORY
(VRAM, SRAM)

1991

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION
Semiconductor Group

Unit in mm




DIP22-P-300



DIP24-P-300B



SOJ24-P-300



SOJ24-P-300A

