

SILICON GATE CMOS DIGITAL INTEGRATED CIRCUIT

TC55257BPI/BFI/BSPI-10L

TENTATIVE DATA

32,768 WORDS × 8 BIT STATIC RAM

DESCRIPTION

The TC55257BPI is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA / MHz (Typ.) and maximum access time of 100ns. When \overline{CE} is a logical high, the device is placed in low power standby mode in which standby current is $2\mu A$ at room temperature.

The TC55257BPI has two control inputs. Chip enable (\overline{CE}) allows for device selection and data retention control, and an output enable input (\overline{OE}) provides fast memory access. Thus the TC55257BPI is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. And TC55257BPI guarantees $-40 \sim 85^\circ C$ operating temperature so TC55257BPI is suitable for use in wide operating temperature system.

The TC55257BPI is offered in both a standard dual-in-line 28pin plastic package (0.6/0.3 inch width) and small-out-line plastic flat package.

FEATURES

- Low Power Dissipation
27.5mW / MHz (Typ.) Operating
- Standby Current
 $2\mu A$ at $T_a = 25^\circ C$ (Max.) :
TC55257BPI-10L / BFI-10L / BSPI-10L
- 5V Single Power Supply
- Power Down Feature : \overline{CE}
- Data retention Supply Voltage :
 $2.0V \sim 5.5V$
- Wide Temperature Operating :
 $-40 \sim 85^\circ C$

PIN CONNECTION (TOP VIEW)

A14	1	28	V _{DD}
A12	2	27	R/W
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	\overline{OE}
A2	8	21	A10
A1	9	20	\overline{CE}
A0	10	19	I/O8
I/O1	11	18	I/O7
I/O2	12	17	I/O6
I/O3	13	16	I/O5
GND	14	15	I/O4

PIN NAMES


A0~A14	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
I/O1~I/O8	Data Input/Output
V _{DD}	Power (+ 5V)
GND	Ground

• Access Time

	TC55257BPI-10L TC55257BFI-10L TC55257BSPI-10L
Access Time (max.)	100ns
Chip Enable Access Time (max.)	100ns
Output Enable Time (Max.)	50ns

- Directly TTL Compatible: All Inputs and Outputs
- Package : TC55257BPI : DIP28 - P - 600
TC55257BFI : SOP28 - P - 450
TC55257BSPI : DIP28 - P - 300B

BLOCK DIAGRAM



OPERATION MODE

OPERATION MODE	CE	OE	R/W	I/O1~I/O8	POWER
Read	L	L	H	D _{OUT}	I _{DDO}
Write	L	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	High-Z	I _{DDO}
Standby	H	*	*	High-Z	I _{DDS}

*: H or L

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	- 0.3~7.0	V
V _{IN}	Input Voltage	- 0.3*~7.0	V
V _{I/O}	Input and Output Voltage	- 0.5*~V _{DD} + 0.5	V
P _D	Power Dissipation	1.0/0.8/0.6 **	W
T _{solder}	Soldering Temperature	260~10	°C · sec
T _{strg}	Storage Temperature	- 55~150	°C
T _{opr}	Operating Temperature	- 40~85	°C

*) -3.0V at pulse width 50ns

**) 0.6inch 1.0W, 0.3inch 0.8W, 0.45inch 0.6W

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	- 0.3*	-	0.6	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55257BPI/BFI/BSPI-10L

D.C. and OPERATING CHARACTERISTICS ($T_a = -40\sim85^\circ C$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$		-	-	± 1.0	μA
I_{OH}	Output High Current	$V_{OH} = 2.4V$		-1.0	-	-	mA
I_{OL}	Output Low Current	$V_{OL} = 0.4V$		4.0	-	-	mA
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$		-	-	± 1.0	μA
I_{DD01}	Operating Current	$\overline{CE} = V_{IL}$ $R/W = V_{IH}$ Other Input = V_{IH} / V_{IL} $I_{OUT} = 0mA$	$t_{cycle} = 1\mu s$	-	10	-	mA
I_{DD02}		$\overline{CE} = 0.2V$ $R/W = V_{DD} - 0.2V$ Other Input = $V_{DD} - 0.2V / 0.2V$ $I_{OUT} = 0mA$	$t_{cycle} =$ Min. cycle	-	-	70	
I_{DD51}	Standby Current	$\overline{CE} = V_{IH}$		-	-	3	mA
I_{DD52}	Standby Current	$\overline{CE} = V_{DD} - 0.2V$ $V_{DD} = 2.0V\sim5.5V$	$T_a = -40\sim85^\circ C$	-	-	50	μA
			$T_a = 25^\circ C$	-	-	2	

CAPACITANCE ($T_a = 25^\circ C$, $f = 1MHz$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = GND$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = GND$	10	pF

Note: This parameter periodically sampled is not 100% tested.

A.C. CHARACTERISTICS (Ta = -40~85°C, V_{DD} = 5V ± 10%)

READ CYCLE

SYMBOL	PARAMETER	TC55257BPI-10L TC55257BFI-10L TC55257BSPI-10L		UNIT
		MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	ns
t _{ACC}	Address Access Time	-	100	
t _{CO}	CE Access Time	-	100	
t _{OE}	Output Enable to Output in Valid	-	50	
t _{COE}	Chip Enable (CE) to Output in Low-Z	5	-	
t _{OEE}	Output Enable to Output in Low-Z	0	-	
t _{OD}	Chip Enable (CE) to Output in High-Z	-	50	
t _{ODO}	Output Enable to Output in High-Z	-	40	
t _{OH}	Output Data Hold Time	10	-	

WRITE CYCLE


SYMBOL	PARAMETER	TC55257BPI-10L TC55257BFI-10L TC55257BSPI-10L		UNIT
		MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	ns
t _{WP}	Write Pulse Width	70	-	
t _{CW}	Chip Selection to End of Write	90	-	
t _{AS}	Address Set up Time	0	-	
t _{WR}	Write Recovery Time	5	-	
t _{ODW}	R/W to Output High-Z	-	50	
t _{OEW}	R/W to Output Low-Z	0	-	
t _{DS}	Data Set up Time	40	-	
t _{DH}	Data Hold Time	0	-	

A.C. TEST CONDITIONS


Output Load : 100pF + 1 TTL Gate
Input Pulse Level : 0.4V, 2.6V
Timing Measurement : 0.6V, 2.4V
Reference Level : 0.8V, 2.2V
t_r, t_f : 5ns


TIMING WAVEFORMS

READ CYCLE (1)



WRITE CYCLE 1 (4) (R/W Controlled Write)



WRITE CYCLE 2 (4) (CE Controlled Write)

Note: 1. R/W is High for read cycle.


2. Assuming that \overline{CE} low transition occurs coincident with or after R/W Low transition, Outputs remain a high impedance state.
3. Assuming that \overline{CE} High transition occurs coincident with or prior to R/W High transition, Outputs remain a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta = -40~85°C)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage		2.0	-	5.5	V
I_{DD2}	Standby Supply Current	$V_{DH} = 3.0V$	-	-	30	μA
		$V_{DH} = 5.5V$	-	-	50	
t_{CDR}	Chip Deselection to Data Retention Mode		0	-	-	μs
t_R	Recovery Time		$t_{RC(1)}$	-	-	

Note (1): Read Cycle Time.

CE Controlled Data Retention Mode



Note (2) : If the V_{IH} of \overline{CE} is 2.4V in operation, I_{DD2} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.6V

TOSHIBA

DATA BOOK

**MOS MEMORY
(VRAM, SRAM)**

1991

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.


We hope this information will be very useful for you.

Nov. 1991


TOSHIBA CORPORATION
Semiconductor Group

Unit in mm

DIP28-P-300A




DIP28-P-300B




Unit in mm

DIP28-P-400A




DIP28-P-600



Unit in mm

SOP28-P-450



SOP32-P-450

