

TC551001PL/FL-85L,-10L

131,072 WORDS × 8 BIT STATIC RAM

DESCRIPTION

The TC551001PL/FL is 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (Typ.) and minimum cycle time of 85/100ns. When $\overline{CE1}$ is a logical high, or CE2 is low, the device is placed in low power standby mode in which standby current is 2 μ A typically. The TC551001PL/FL has three control inputs. Chip enable inputs ($\overline{CE1}$, CE2) allow for device selection and data retention control, and an output enable input ($\overline{OE}$) provides fast memory access. Thus the TC551001PL/FL is suitable for use in various microprocessor application system where high speed, low power, and battery back up are required.

The TC551001PL/FL is offered in both a dual-in-line 32 pin standard plastic package and small-out-line plastic flat package.

FEATURES


- Low Power Dissipation : 27.5mW / MHz (Typ.)
- Standby Current : 4 μ A at Ta=25°C(MAX)
- 5V Single Power Supply
- Power Down Feature: $\overline{CE1}$, CE2
- Data retention Supply Voltage: 2.0 ~ 5.5V
- Directly TTL Compatible
- All Inputs and Outputs

Access Time

	TC551001 PL/FL-85L	TC551001 PL/FL-10L
Access Time (max.)	85ns	100ns
$\overline{CE1}$ Access Time (max.)	85ns	100ns
CE2 Access Time (max.)	85ns	100ns
$\overline{OE}$ Access Time (max.)	45ns	50ns

- Package : TC551001PL - L : DIP32-P-600
- TC551001FL - L : SOP32-P-525


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE1}$, CE2	Chip Enable Input
I/O1~I/O8	Data Input/Output
VDD	Power (+ 5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	D _{OUT}	I _{DDO}
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	H	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDs}
	*	L	*	*	High-Z	I _{DDs}

*: H or L

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	- 0.3 ~ 7.0	V
V _{IN}	Input Voltage	- 0.3* ~ 7.0	V
V _{IO}	Input and Output Voltage	- 0.5 ~ V _{DD} + 0.5	V
P _D	Power Dissipation	1.0 / 0.6**	W
T _{solder}	Soldering Temperature	260 · 10	°C · sec
T _{strg.}	Storage Temperature	- 55 ~ 150	°C
T _{opr.}	Operating Temperature	0 ~ 70	°C

*: -3.0V at pulse width 50ns MAX. **: SOP

D.C. RECOMMENDED OPERATING CONDITIONS.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} + 0.3	
V _{IL}	Input Low Voltage	- 0.3	-	0.8	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	

D.C. and OPERATING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}		—	—	± 1.0	μA
I _{OH}	Output High Current	V _{OH} = 2.4V		− 1.0	—	—	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V		4.0	—	—	mA
I _{LO}	Output Leakage Current	CET = V _{IH} or CE2 = V _{IL} or R/W = V _{IL} or OE = V _{IH} , V _{OUT} = 0 ~ V _{DD}		—	—	± 1.0	μA
I _{DDO1}	Operating Current	CET = V _{IL} and CE2 = V _{IH} and R/W = V _{IH} , I _{OUT} = 0mA Other Inputs = V _{IH} / V _{IL} t _{cycle} = Min. cycle		—	—	80	mA
I _{DDO2}		CET = 0.2V and CE2 = V _{DD} − 0.2V R/W = V _{DD} − 0.2V, I _{OUT} = 0mA Other Inputs = V _{DD} − 0.2V / 0.2V t _{cycle} = Min. cycle		—	—	70	mA
I _{DDs1}	Standby Current	CET = V _{IH} or CE2 = V _{IL}		—	—	3	mA
I _{DDs2} (1)		CET = V _{DD} − 0.2V or CE2 = 0.2V V _{DD} = 2.0V ~ 5.5V	Ta = 25°C	—	2	4	μA
			Ta = 0 ~ 70°C	—	—	30	

Note:(1) In standby mode with $\overline{CE}I \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $CE2 \geq V_{DD} - 0.2V$ or $CE2 \leq 0.2V$.

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{GND}$	10	

Note: This parameter periodically sampled is not 100% tested.

TC551001PL/FL-85L,-10L

A.C. CHARACTERISTICS (Ta = 0 ~ 70°C, VDD = 5V ± 10%)

Read Cycle

SYMBOL	PARAMETER	TC551001PL-85L TC551001FL-85L		TC551001PL-10L TC551001FL-10L		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	85	—	100	—	ns
t _{ACC}	Address Access Time	—	85	—	100	
t _{CO1}	$\overline{CE1}$ Access Time	—	85	—	100	
t _{CO2}	CE2 Access Time	—	85	—	100	
t _{OE}	Output Enable to Output in Valid	—	45	—	50	
t _{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	10	—	10	—	
t _{OEE}	Output Enable to Output in Low-Z	0	—	0	—	
t _{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	—	30	—	35	
t _{ODO}	Output Enable to Output in High-Z	—	30	—	35	
t _{OH}	Output Data Hold Time	10	—	10	—	

Write Cycle


SYMBOL	PARAMETER	TC551001PL-85L TC551001FL-85L		TC551001PL-10L TC551001FL-10L		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	85	—	100	—	ns
t _{WP}	Write Pulse Width	60	—	60	—	
t _{CW}	Chip Selection to End of Write	75	—	80	—	
t _{AS}	Address Set up Time	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	
t _{ODW}	R/W to Output in High-Z	—	30	—	35	
t _{OEW}	R/W to Output in Low-Z	0	—	0	—	
t _{DS}	Data Set up Time	35	—	40	—	
t _{DH}	Data Hold Time	0	—	0	—	

A.C. TEST CONDITIONS


- Output Load : 100pF + 1 TTL Gate
- Input Pulse Level : 0.6V, 2.4V
- Timing Measurement V_{IN} : 0.8V, 2.2V
- Reference Level V_{OUT} : 0.8V, 2.2V
- t_r, t_f : 5ns

TIMING WAVEFORMS


READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



WRITE CYCLE 2 (4) ($\overline{CE1}$ Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)



NOTE:


- (1) R/W is High for Read Cycle.
- (2) Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that $\overline{OE}$ is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70 °C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{DDS2}	Standby Current	$V_{DD} = 3.0V$	—	15*	μA
		$V_{DD} = 5.5V$	—	30	
t_{CDR}	Chip Deselection to Data Retention Mode	0	—	—	nS
t_R	Recovery Time	5	—	—	mS

*) 3 μA (MAX) at Ta=0~40°C

$\overline{CE1}$ Controlled Data Retention Mode (1)



CE2 Controlled Data Retention Mode (3)



NOTE:

- (1) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD} - 0.2V$.
- (2) If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDSI} current flows.
- (3) In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

TOSHIBA

DATA BOOK

MOS MEMORY

(VRAM, SRAM)

1991

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.


These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.

We hope this information will be very useful for you.


Nov. 1991

TOSHIBA CORPORATION
Semiconductor Group


DIP32-P-600



DIP40-P-600



SOP32-P-525



SOP40-P-525

