TC528128AJ-10, -12

131,072WORDS × 8BITS MULTIPORT DRAM <u>DESCRIPTION</u>

The TC528128AJ is a CMOS multiport memory equipped with a 131,072-words by 8-bits dynamic random access memory (RAM) port and a 256-words by 8-bits static serial access memory (SAM) port. The TC528128AJ supports three types of operations; Random access to and from the RAM port, high speed serial access to and from the SAM port and bidirectional transfer of data between any selected row in the RAM port and the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally. In addition to the conventional multiport videoram operating modes, the TC528128AJ features the block write and flash write functions on the RAM port and a split register data transfer capability on the SAM port. The TC528128AJ is fabricated using Toshiba's CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

FEATURES

	ITEM		128AJ
1			- 12
t _{RAC}	RAS Access Time (Max.)	100ns	120ns
	CAS Access Time (Max.)	30ns	35ns
tAA	Column Address Access Time (Max.)	55ns	65ns
t _{RC}	Cycle Time (Min.)	180ns	210ns
t _{PC}	Page Mode Cycle Time (Min.)	60ns	70ns
t _{SCA}	Serial Access Time (Max.)	25ns	35ns
tscc	Serial Cycle time (Min.)	30ns	40ns
I _{CC1}	RAM Operating Current	110mA	100mA
	(SAM : Standby)		
I _{CC2A}	SAM Operating Current	50mA	45mA
	(RAM : Standby)		
I _{CC2}	Standby Current	10mA	10mA

 Single power supply of 5V±10% with a built-in VBB generator

All inputs and outputs: TTL Compatible

PIN NAME

P	
A0~A8	Address inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
DT / OE	Data Transfer/Output Enable
WB / WE	Write per Bit/Write Enable
DSF	Special Function Control
W1/IO1~W8/IO8	Write Mask/Data IN, OUT
sc	Serial Clock
SE	Serial Enable
SIO1~SIO8	Serial Input/Output
.QSF	Special Flag Output
V _{CC} / V _{SS}	Power (5V) / Ground
N. C.	No Connection

Organization RAM Port : 131,072words×8bits

SAM Port : 256words×8bits

RAM Port

Fast Page Mode, Read - Modify - Write

CAS before RAS Refresh, Hidden Refresh

RAS only Refresh, Write per Bit

Flash Write, Block Write

512 refresh cycles/8ms

SAM Port
 High Speed Serial Read/Write Capability
 256 Tap Locations

Fully Static Register
RAM - SAM Bidirectional Transfer
Read/Write/Pseudo Write Transfer
Real Time Read Transfer
Split Read/Write Transfer

• Package TC528128AJ : SOJ40 - P - 400

PIN CONNECTION

SC [SIO1 [SIO2 [SIO3 [SIO4 [DT/OE [W1/IO1 [W2/IO2 [W3/IO3 [W4/IO4 [Vcc1 [WW/WE	7 8 9 10 11	40] 39] 38] 37] 36] 35] 34] 33] 32] 31] 30]	V _{SS1} SIO8 SIO7 SIO6 SIO5 SE W8/IO8 W7/IO7 W6/IO6 W5/IO5 V _{SS2}
_	1	E	110 1100
W1/IO1 L	/	34 µ	W8/108
		33 🏻	W7/107
W3/IO3 [E	
W4/104 [3		
V _{CC1} [111	30 D	V_{SS2}
WB/WE [12	29 🛘	DSF
NC [13	28 🛚	NC
RAS (14	27	CAS
NC [15	26 🛭	QSF
. A8 [16	25 🛚	A0
A6 [17	24 🛭	A1
A5 [18	23 🛭	A2
A4 İ	19	22	A3
v _{cc2} I	20	21	Α7

BLOCK DIAGRAM W1/IO1~W8/IO8 SIO1~SIO8 22222 የየየየየየየ OUTPUT BUFFER SERIAL OUTPUT SERIAL INPUT INPUT BUFFER TIMING GENERATOR BUFFER BUFFER BLOCK WRITE CONTROL COLOR REGISTER (8bit) FLASH WRITE CONTROL WRITE WM1 WRITE-PER REGISTER (8bit) CONTROL BIT TRANSFER CONTROL GATE SAM COLUMN DECODER Upper AMPL IF IER 품. 512 x 256 x 8 256 CELL SENSE GATE ARRAY ₹ Serial Selecter Lower 꿈. QSF ⊸ QSF SERIAL ADDRESS ROW DECODER COUNTER (8bits) 9 COLUMN ADDRESS **ROW ADDRESS** REFRESH **BUFFER (8bits)** BUFFER (9bits) COUNTER A0~A8

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	NOTE
V _{IN} , V _{OUT}	Input Output Voltage	- 1.0~7.0	V	1
V _{CC}	Power Supply Voltage	- 1.0~7.0	v	1
T _{OPR}	Operating Temperature	0~70	°C	. 1
T _{STG}	Storage Temperature	- 55~150	°C	- 1
T _{SOLDER}	Soldering Temperature · Time	260-10	°C-sec	1
PD	Power Dissipation	1	w	1
Гоит	Short Circuit Output Current	50	mA	1

RECOMMENDED D.C. OPERATING CONDITIONS ($Ta = 0 \sim 70^{\circ}C$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
VIL	Input Low Voltage	- 1.0	-	0.8	V	2

CAPACITANCE ($V_{CC} = 5V$, f = 1MHz, Ta = 25°C)

SYMBOL	SYMBOL PARAMETER		MAX.	UNIT
Cı	C _I Input Capacitance		7	
C _{IO}	C _{IO} Input/Output Capacitance		9	pF
co	Output Capacitance (QSF)	-	9	

Note: This parameter is periodically sampled and is not 100% tested.

D.C. ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_0 = 0 \sim 70^{\circ}$ C)

		<u> </u>	TC5281	28AJ-10	TC5281	28AJ-12	<u> </u>	T
ITEM (RAM PORT)	SAM PORT	SYMBOL	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
OPERATING CURRENT (RAS, CAS Cycling)	Standby	I _{CC1}	_	110	_	100		3, 4
$t_{RC} = t_{RC} \text{ min.}$	Active	I _{CC1A}		150	-	140		3, 4
STANDBY CURRENT (RAS, CAS = V _{IH})	Standby	I _{CC2}	-	10	-	10		
(1015, CAS I VIH)	Active	I _{CC2A}	_	50	-	45		3, 4
RAS ONLY REFRESH CURRENT	Standby	l _{CC3}	_	110	-	100		3, 4
$\left(\frac{\overline{RAS}}{t_{RC}} = t_{RC} \text{ min.}\right)$	Active	I _{CC3A}	-	150	_	140		3, 4
PAGE MODE CURRENT	Standby	I _{CC4}	_	90	-	80		3, 4
$\left(\frac{\overline{RAS} = V_{IL}, \overline{CAS} \ Cycling}{t_{PC} = t_{PC} \ min.}\right)$	Active	I _{CC4A}		130	-	120		3, 4
CAS BEFORE RAS REFRESH CURRENT	Standby	I _{CC5}	-	110	-	100	mA	3, 4
$\left(\begin{array}{c} \overline{RAS} \text{ Cycling, } \overline{CAS} \text{ Before } \overline{RAS} \\ t_{RC} = t_{RC} \text{ min.} \end{array}\right)$	Active	I _{CC5A}	-	150	-	140		3, 4
DATA TRANSFER CURRENT	Standby	I _{CC6}	-	130	-	120		3, 4
$\left(\frac{\overline{RAS}, \overline{CAS} \text{ Cycling}}{t_{RC} = t_{RC} \text{ min.}}\right)$	Active	I _{CC6A}	-	160	_	150		3, 4
FLASH WRITE CURRENT	Standby	I _{CC7}	_	110	-	100		3,4
(RAS, CAS Cycling) t _{RC} = t _{RC} min.	Active	I _{CC7A}	-	150	-	140		3, 4
BLOCK WRITE CURRENT (RAS, CAS Cycling \	Standby	I _{CC8}	-	120	-	110		3, 4
$t_{RC} = t_{RC} \text{ min.}$	Active	I _{CC8A}	-	160	_	150		3, 4

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
INPUT LEAKAGE CURRENT $0V \le V_{IN} \le 6.5V$, All other pins not under test = $0V$	I _{I(L)}	- 10	10	μΑ	
OUTPUT LEAKAGE CURRENT 0V≦V _{OUT} ≦5.5V, Output Disable	lo(L)	- 10	10	μΑ	
OUTPUT "H" LEVEL VOLTAGE I _{OUT} = -2mA	V _{OH}	2.4		٧	
OUTPUT "L" LEVEL VOLTAGE I _{OUT} = 2mA	Vol	-	0.4	٧	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C. OPERATING CONDITIONS $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}C)$ (Notes : 5, 6, 7)

		TC528128AJ-10		TC52812	LINUT	NOTE	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	NOT
t _{RC}	Random Read or Write Cycle Time	180		210			
t _{RMW}	Read - Modify - Write Cycle Time	245		285			
t _{PC}	Fast Page Mode Cycle Time	60		70			
t _{PRMW}	Fast Page Mode Read - Modify - Write Cycle Time	110		135			
t _{RAC}	Access Time from RAS		100		120		8,14
t _{AA}	Access Time from Column Address		55		65		8,14
t _{CAC}	Access Time from CAS		30		35	1	8,15
t _{CPA}	Access Time from CAS Precharge		55		65	1	8,1
t _{OFF}	Output Buffer Turn - Off Delay	0	20	0	25	1	10
t _T	Transition Time (Rise and Fall)	3	35	3	35		7
t _{RP}	RAS Precharge Time	70		80		1	
t _{RAS}	RAS Pulse Width	100	10000	120	10000		
t _{RASP}	RAS Pulse Width (Fast Page Mode Only)	100	100000	120	100000	1	
t _{RSH}	RAS Hold Time	30		35		1	
t _{CSH}	CAS Hold Time	100		120		ns	
t _{CAS}	CAS Pulse Width	30		35		1	
t _{RCD}	RAS to CAS Delay Time	25	65	25	80	1	14
t _{RAD}	RAS to Column Address Delay Time	20	45	20	55	1	14
t _{RAL}	Column Address to RAS Lead Time	55		65		1	
t _{CRP}	CAS to RAS Precharge Time	10		10			
t _{CPN}	CAS Precharge Time	15		20			
t _{CP}	CAS Precharge Time (Fast Page Mode)	10		15			
t _{ASR}	Row Address Set - Up Time	0		0			
t _{RAH}	Row Address Hold Time	15		20			
t _{ASC}	Column Address Set - Up Time	0		0]	
t _{CAH}	Column Address Hold Time	15		20			
t _{AR}	Column Address Hold Time referenced to RAS	70		85			
t _{RCS}	Read Command Set - Up Time	0		0			
t _{RCH}	Read Command Hold Time	0		0			11
t _{RRH}	Read Command Hold Time referenced to RAS	0		0			11
t _{WCH}	Write Command Hold Time	15		20			
twcR	Write Command Hold Time referenced to RAS	70		85			
t _{WP}	Write Command Pulse Width	15		20			
t _{RWL}	Write Command to RAS Lead Time	25		30			
t _{CWL}	Write Command to CAS Lead Time	25		30		1	


CVN4DO	DADALITIES	TC5281	TC528128AJ-10		TC528128AJ-12		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	NOT
t _{DS}	Data Set-Up Time	0		0			12
t _{DH}	Data Hold Time	15		20		1	12
t _{DHR}	Data Hold Time referenced to RAS	70		85		1	
t _{WCS}	Write Command Set-Up Time	0		0		1	13
t _{RWD}	RAS to WE Delay Time	135		160		ns	13
t _{AWD}	Column Address to WE Delay Time	85		100			13
t _{CWD}	CAS to WE Delay Time	65		75		1	13
t _{DZC}	Data to CAS Delay Time	0		0		1	
t _{DZO}	Data to OE Delay Time	0		0		1	
t _{OEA}	Access Time from OE		25		30		8
t _{OEZ}	Output Buffer Turn - off Delay from OE	0	25	0	30	1	10
t _{OED}	OE to Data Delay Time	25		30		1	
t _{OEH}	OE Command Hold Time	20		25		1	
t _{ROH}	RAS Hold Time referenced to $\overline{\text{OE}}$	20		20		1	
t _{CSR}	CAS Set - Up Time for CAS Before RAS Cycle	10	***************************************	10		İ	
t _{CHR}	CAS Hold Time for CAS Before RAS Cycle	25		30		1	
t _{RPC}	RAS Precharge to CAS Active Time	0		0		j	
t _{REF}	Refresh Period		8		8	ms	
twsR	WB Set-Up Time	0		0			
t _{RWH}	WB Hold Time	15		20			
t _{FSR}	DSF Set - UP Time referenced to RAS	0		0			
t _{RFH}	DSF Hold Time referenced to RAS (1)	15		20			
t _{FHR}	DSF Hold Time referenced to RAS (2)	70		85	***************************************		
t _{FSC}	DSF Set - Up Time referenced to CAS	0		0			
t _{CFH}	DSF Hold Time referenced to CAS	15		20			
t _{MS}	Write - Per - Bit Mask Data Set - Up Time	0		0		ns	
t _{MH}	Write - Per - Bit Mask Data Hold Time	15		20			
t _{THS}	DT High Set - Up Time	0		0			
t _{THH}	DT High Hold Time	15		20			
t _{TLS}	DT Low Set - Up Time	0		0			
t _{TLH}	DT Low Hold Time	15	10000	20	10000		
t _{RTH}	DT Low Hold Time referenced to RAS	80	10000	95	10000		
	(Real Time Read Transfer)						
t _{ATH}	DT Low Hold Time referenced to Column	35		40			
	Address (Real Time Read Transfer)	"	.				
t _{CTH}	DT Low Hold Time referenced to CAS	30		35			
	(Real Time Read Transfer)	"	ļ	- 33	İ		
3							

		TC528128AJ-10		TC528128AJ-12		UNIT	NOTE
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNII	NOTE
tesa	SE Set-Up Time referenced to RAS	0		0			
t _{REH}	SE Hold Time referenced to RAS	15		20			L
t _{TRP}	DT to RAS Precharge Time	90		105			
t _{TP}	DT Precharge Time	30		35			
t _{RSD}	RAS to First SC Delay Time (Read Transfer)	100		120			
t _{ASD}	Column Address to First SC Delay Time	55		65			
,	(Read Transfer)						
t _{CSD}	CAS to First SC Delay Time (Read Transfer)	30		35			
t _{TSL}	Last SC to DT Lead Time	5		10			
	(Real Time Read Transfer)						
t _{TSD}	DT to First SC Delay Time (Read Transfer)	15		20			
t _{SRS}	Last SC to RAS Set - Up Time (Serial Input)	30		40			
t _{SRD}	RAS to First SC Delay Time (Serial Input)	25		30			
t _{SDD}	RAS to Serial Input Delay Time	50		60			
t _{SDZ}	Serial Output Buffer Turn - off Delay from RAS	10	50	10	60		10
302	(Pseudo Write Transfer)						l
t _{SCC}	SC Cycle Time	30		40		ns	
tsc	SC Pulse Width (SC High Time)	10		15			
t _{SCP} .	SC Precharge Time (SC Low Time)	10		15			
t _{SCA}	Access Time from SC		25		35]	9
t _{soh}	Serial Output Hold Time from SC	5		5]	
t _{SDS}	Serial Input Set - Up Time	0		0			
t _{SDH}	Serial Input Hold Time	15		20			
t _{SEA}	Access Time from SE		25		35		9
t _{SE}	SE Pulse Width	25		35			L
t _{SEP}	SE Precharge Time	25		35]	L
t _{SEZ}	Serial Output Buffer Turn - off Delay from SE	0	20	0	30		10
t _{SZE}	Serial Input to SE Delay Time	0		0			
t _{SZS}	Serial Input to First SC Delay Time	0		0			L
tsws	Serial Write Enable Set-Up Time	5		10		j	
t _{SWH}	Serial Write Enable Hold Time	15		20			
tswis	Serial Write Disable Set - Up Time	5		10			
tswiii	Serial Write Disable Hold Time	15		20			
t _{STS}	Split Transfer Set-Up Time	30		40			
t _{STH}	Split Transfer Hold Time	30		40			
t _{SQD}	SC - QSF Delay Time		25		35		
t _{TQD}	DT - QSF Delay Time		25		35		
t _{CQD}	CAS - QSF Delay Time		35		45		
t _{RQD}	RAS - QSF Delay Time		85		105	1	

NOTES:


- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltage are referenced to VSS.
- 3. These parameters depend on cycle rate.
- 4. These parameters depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200 \(\rho\) is required after power-up followed by any 8 RAS cycles (\overline{DT}/OE "high") and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS initialization cycles instead of 8 RAS cycles are required.
- 6. AC measurements assume $t_T=5$ ns.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- RAM port outputs are measured with a load equivalent to 1 TTL load and 100pF.
 DOUT reference levels: VOH/VOL=2.4V/0.8V.
- SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
 DOUT reference levels: VOH/VOL=2.0V/0.8V.
- 10. toff(max.), toez(max.), tsdz(max.) and tsez(max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 11. Either tRCH or tRRH must be satisfied for a read cycles.
- 12. These parameters are referenced to CAS leading edge of early write cycles and to WB/WE leading edge in OE-controlled write cycle and read-modify-write cycles.
- 13. twcs, trwd, tcwd and tawd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min.), the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If trwd≥trwd(min.), tcwd≥tcwd(min.) and trwd≥tawd(min.) the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD (max.)} limit insures that t_{RAC (max.)} can be met. t_{RCD (max.)} is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD (max.)} limit, then access time is controlled by t_{CAC}.
- 15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA}.

TIMING WAVEFORM




: "H" or "L"

WRITE CYCLE (EARLY WRITE)




*1 WB/WE	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write

WRITE CYCLE (OE CONTROLLED WRITE)




*1 WB/WE	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write

READ - MODIFY - WRITE CYCLE




*1 WB/WE	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write

FAST PAGE MODE READ CYCLE



: "H" or "L"

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




:"H" or "L"

*1 WB/WE	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't. Care	Normal Write

WM1 data: 0: Write Disable


1: Write Enable

FAST PAGE MODE READ - MODIFY - WRITE CYCLE



*1 WB/WE	W1/IO1~W8/IO8	Cycle
0	WM1 data	Write per bit
1	Don't Care	Normal Write


RAS ONLY REFRESH CYCLE




: "H" or "L"


CAS BEFORE RAS REFRESH CYCLE RAS VIH TRP TRP TRAS VIH TRP TRAS VIH TRAS TRAS VIH TRAS TRAS VIH TRAS TRAS VIH TRAS

HIDDEN REFRESH CYCLE






READ COLOR REGISTER CYCLE




FLASH WRITE CYCLE



: "H" or "L"

WM1 DATA	CYCLE
0	Flash Write Disable
1	Flash Write Enable

BLOCK WRITE CYCLE



	:	"H"	or	"l
--	---	-----	----	----


*1 WB/WE	*2 W1/IO1~W8/IO8	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 data: 0: Write Disable 1: Write Enable

*3) COLUMN SELECT

:"H" or "L"

PAGE MODE BLOCK WRITE CYCLE




*1 WB/WE	*2 W1/IO1~W8/IO8	CYCLE
0	WM1 Data	Masked Block Write
1	Don't Care	Block Write (Non Mask)


WM1 data: 0: Write Disable 1: Write Enable


*3) COLUMN SELECT


READ TRANSFER CYCLE (Previous Transfer is WRITE TRANSFER CYCLE)




REAL TIME READ TRANSFER CYCLE









WRITE TRANSFER CYCLE






SERIAL READ CYCLE ($\overline{SE} = V_{IL}$)




SERIAL READ CYCLE (SE Controlled Outputs)




: "H" or "L"

SERIAL WRITE CYCLE (SE=VIL)



SERIAL WRITE CYCLE (SE Controlled Inputs)



PIN FUNCTION

ADDRESS INPUTS: A0 ~ A8

The 17 address bits required to decode 8 bits of the 1,048,576 cell locations within the dynamic RAM memory array of the TC528128AJ are multiplexed onto 9 address input pins $(A_0 \sim A_8)$. Nine row address bits are latched on the falling edge of the row address strobe (\overline{RAS}) and the following eight column address bits are latched on the falling edge of the column address strobe (\overline{CAS}) .

ROW ADDRESS STROBE: RAS

A random access cycle or a data transfer cycle begins at the falling edge of \overline{RAS} . \overline{RAS} is the control input that latches the row address bits and the states of \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$, \overline{SE} and DSF to invoke the various random access and data transfer operating modes shown in Table 2. \overline{RAS} has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. The RAM port is placed in standby mode when the \overline{RAS} control is held "high".

COLUMN ADDRESS STROBE : CAS

CAS is the control input that latches the column address bits and the state of the special function input DSF to select, in conjunction with the RAS control, either read/write operations or the special block write feature on the RAM port when the DSF input is held "low" at the falling edge of RAS. Refer to the operation truth table shown in Table 1. CAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. CAS also acts as an output enable for the output buffers on the RAM port.

DATA TRANSFER/OUTPUT ENABLE: DT/OE

The $\overline{DT}/\overline{OE}$ input is a multifunction pin. When $\overline{DT}/\overline{OE}$ is "high" at the falling edge of \overline{RAS} , RAM port operations are performed and $\overline{DT}/\overline{OE}$ is used as an output enable control. When the $\overline{DT}/\overline{OE}$ is "low" at the falling edge of \overline{RAS} , a data transfer operation is started between the RAM port and the SAM port.

WRITE PER BIT/WRITE ENABLE: WB/WE

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. When $\overline{WB}/\overline{WE}$ is "high" at the falling edge of \overline{RAS} , during RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{WB}/\overline{WE}$ is "low" at the falling edge of \overline{RAS} , during RAM port operations, the write-per-bit function is enabled. The $\overline{WB}/\overline{WE}$ input also determines the direction of data transfer between the RAM array and the serial register (SAM).

When $\overline{WB}/\overline{WE}$ is "high" at the falling edge of \overline{RAS} , the data is transferred from RAM to SAM (read transfer). When $\overline{WB}/\overline{WE}$ is "low" at the falling edge of \overline{RAS} , the data is transferred from SAM to RAM (masked-write transfer).

WRITE MASK DATA/DATA INPUT AND OUTPUT: W1/IO1~W8/IO8

When the write-per-bit function is enabled, the mask data on the W_i/IO_i pins is latched into the write mask register (WM1) at the falling edge of \overline{RAS} . Data is written into the DRAM on data lines where the write-mask data is a logic "1". Writing is inhibited on data lines where the write-mask data is a logic "0". The write-mask data is valid for only one cycle. Data is written into the RAM port during a write or read-modify-write cycle. The input data is latched at the falling edge of either \overline{CAS} or $\overline{WB}/\overline{WE}$, whichever occurs late. During an early-write cycle, the outputs are in the high-impedance state. Data is read out of the RAM port during a read or read-modify-write cycle. The output data becomes valid on the W_i/IO_i pins after the specified access times from \overline{RAS} , \overline{CAS} , $\overline{DT}/\overline{OE}$ and column address are satisfied and will remain valid as long as \overline{CAS} and $\overline{DT}/\overline{OE}$ are kept "low". The outputs will return to the high-impedance state at the rising edge of either \overline{CAS} or $\overline{DT}/\overline{OE}$, whichever occurs first.

SERIAL CLOCK: SC

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SIO pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 8-bits serial pointer (7-bits in split register mode) which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 255), the next SC clock will place it at the least significant address location (decimal 0). The serial clock SC must be held at a constant V_{IH} or V_{IL} level during read/pseudo write/write transfer operations and should not be clocked while the SAM port is in the standby mode to prevent the SAM pointer from being incremented.

SERIAL ENABLE: SE

The \overline{SE} input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control. In a serial write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is "high", serial access is disabled, however, the serial address pointer location is still incremented when \overline{SC} is clocked even when \overline{SE} is "high".

SPECIAL FUNCTION CONTROL INPUT: DSF

The DSF input is latched at the falling edge of \overline{RAS} and \overline{CAS} and allows for the selection of various random port and data transfer operating modes. In addition to the conventional multiport DRAM, the special features consisting of flash write, block write, load color register and split read/write transfer can be invoked.

SPECIAL FUNCTION OUTPUT: OSF

QSF is an output signal which, during split register mode, indicates which half of the split SAM is being accessed. QSF "low" indicates that the lower split SAM (Bit 0~127) is being accessed and QSF "high" indicates that the upper split SAM (Bit 128~255) is being accessed. QSF is monitored so that after it toggles and after allowing for a delay of tSTS, split read/write transfer operation can be performed on the non-active split SAM.

SERIAL INPUT/OUTPUT: SIO1~SIO8

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write or pseudo write transfer cycle is performed, the SAM port is switched from output mode to input mode. During subsequent write transfer cycle, the SAM remains in the input mode.

OPERATION MODE

The RAM port and data transfer operating of the TC528128AJ are determined by the state of \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$, \overline{SE} and DSF at the falling edge of \overline{RAS} and by the state of DSF at the The Table 1 and the Table 2 show the operation truth table and the falling edge of CAS. functional truth table for a listing of all available RAM port and transfer operation, respectively.

Table 1.	Operation Truth Ta	ble	
0	0	1	1
0	1	0	1
CAS before	RAS Refresh		
	C. P. M. D. T	Maralinal Mailes Transfer	Colit Mirita Transfer with

CAS falling edge RAS falling edge CAS DT/OF WEYE 0 0 0 Split Write Transfer 1 0 Masked Write Transfer Split Write Transfer with Masked Write Transfer 1 0 0 1 Pseudo Write Transfer Pseudo Write Transfer Mask * Read Transfer Split Read Transfer 0 Split Read Transfer Read Transfer Masked Flash Write 0 Masked Flash Write Masked Block Write 1 1 Read/Write per Bit Load Color Block Write 1 1 Read / Write Load Color 1

Table 2. Functional Truth Table

			RAS Y	_		CAS L	Address W/IO			Write Registe		ster		
Function	CAS	DT/OE	WB/WE	DSF	SE	DSF	RAS Y	CAS Y_	RAS Y	CAS Y_	CAS Y WE Y	Mask	WM1	Color
CAS before RAS Refresh	0	*	*	*	*	_	*	-	*	-	-	-	-	-
Masked Write Transfer	1	0	0	0	0	*	Row	TAP	WM1	*	*	WM1	Load use	-
Pseudo Write Transfer	1	0	0	0	1	*	Row	TAP	*	*	*	_	-	-
Split Write Transfer	1	0	0	1	*	*	Row	TAP	WM1	-	*	WM1	Load use	
Read Transfer	1	0	1	0	*	*	Row	TAP	*	*	*	-	-	-
Split Read Transfer	1	0	1	1	*	*	Row	TAP	*.	*	*	_	-	-
Write per Bit	1	1	0	0	*	0	Row	Column	WM1	-	DIN	WM1	Load use	_
Masked Block Write	1	1	0	0	*	1	Row	Column A2C-7C	WM1	Column Select	_	WM1	Load use	use
Masked Flash Write	1	1	0	1	*	*	Row	*	WM1	_	*	WM1	Load use	use
Read Write	1	1	1	0	*	0	Row	Column	*	_	DIN	-	_	-
Block Write	1	1	1	0	*	1	Row	Column A2C-7C	*	Column Select	-	_	-	use
Load Color	1	1	1	1	*	*	Row	*	*	-	Color	-	-	Load

*: "0" or "1" , TAP: SAM start address , -: not used

If the special function control input (DSF) is in the "low" state at the falling edges of RAS and CAS, only the conventional multiport DRAM operating features can be invoked: CAS-before-RAS refresh, write transfer, pseudo-write transfer, read transfer and read write modes. If the DSF input is "high" at the falling edge of RAS, special features such as split write transfer, split read transfer, flash write and load color register can be invoked. If the DSF input is "low" at the falling edge of RAS and "high" at the falling edge of CAS, the block write special feature can be invoked.

RAM PORT OPERATION

FAST PAGE MODE CYCLE

Fast page mode allows data to be transferred into or out of multiple column locations of the same row by performing multiple \overline{CAS} cycle during a single active \overline{RAS} cycle. During a fast page cycle, the \overline{RAS} signal may be maintained active for a period up to 100 μ seconds. For the initial fast page mode access, the output data is valid after the specified access times from \overline{RAS} , \overline{CAS} , column address and $\overline{DT}/\overline{OE}$. For all subsequent fast page mode read operations, the output data is valid after the specified access times from \overline{CAS} , column address and $\overline{DT}/\overline{OE}$. When the write-per-bit function is enabled, the mask data latched at the falling edge of \overline{RAS} is maintained throughout the fast page mode write or read-modify-write cycle.

RAS-ONLY REFRESH

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-Only" cycle.

CAS-BEFORE-RAS REFRESH

The TC528128AJ also offers an internal-refresh function. When $\overline{\text{CAS}}$ is held "low" for a specified period (tcsr) before $\overline{\text{RAS}}$ goes "low", an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{CAS}}$ can remain "low" while cycling $\overline{\text{RAS}}$.

HIDDEN REFRESH

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ "low" from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (Refer to Figure 1).




Figure 1. Hidden Refresh Cycle

WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held "low" at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the W_i/IO_i pins is latched onto the write-mask register (WM1). When a "0" is sensed on any of the W_i/IO_i pins, their corresponding write circuits are disabled and new data will not be written. When a "1" is sensed on any of the W_i/IO_i pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in Table 3.

	Table 3. Tradit table 12. The part of the							
	At the fa	Function						
CAS	DT / OE	WB/WE	W _i / IO _i (i = 1~8)	ranction				
н	н	Н	*	Write Enable				
			1	Write Enable				
Н	Н	L	0	Write Mask				

Table 3. Truth table for write-per-bit function

An example of the write-per-bit function illustrating its application to displays is shown in Figures 2 and 3.




Figure 2. Write-per-bit timing cycle




Figure 3. Corresponding bit-map

LOAD COLOR REGISTER/READ COLOR REGISTER

The TC528128AJ is provided with an on-chip 8-bits register (color register) for use during the flash write or block write operation. Each bit of the color register corresponds to one of the DRAM I/O blocks. The load color register cycle is initiated by holding \overline{CAS} , $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and DSF "high" at the falling edge of \overline{RAS} . The data presented on the W_i/IO_i lines is subsequently latched into the color register at the falling edge of either \overline{CAS} or $\overline{WB}/\overline{WE}$, whichever occurs last. The data stored in the color register can be read out by performing a read color register cycle. This cycle is activated by holding \overline{CAS} , $\overline{WB}/\overline{WE}$, $\overline{DT}/\overline{OE}$ and DSF "high" at the falling edge of \overline{RAS} and by holding $\overline{WB}/\overline{WE}$ "high" at the falling edge of \overline{CAS} and throughout the remainder of the cycle. The data in the color register becomes valid on the W_i/IO_i lines after the specified access times from \overline{RAS} and $\overline{DT}/\overline{OE}$ are satisfied. During the load/read color register cycle, valid $A_0 \sim A_8$ row addresses are not required, but the memory cells on the row address latched at the falling edge of \overline{RAS} are refreshed.

FLASH WRITE

Flash write is a special RAM port write operation which in a single \overline{RAS} cycle, allows for the data in the color register to be written into all the memory locations of a selected row. Each bit of the color register corresponds to one of the DRAM I/O blocks and the flash write operation can be selectively controlled on an I/O basis in the same manner as the write-per-bit operation.

A flash write cycle is performed by holding \overline{CAS} "high", $\overline{WB}/\overline{WE}$ "low" and DSF "high" at the falling edge of \overline{RAS} . The mask data must also be provided on the W_i/IO_i lines at the falling edge of \overline{RAS} in order to enable the flash write operation for selected I/O blocks (Refer to Figure 4 and 5).

Flash write is most effective for fast plane clear operations in frame buffer applications. Selected planes can be cleared by performing 512 flash write cycle and by specifying a different row address location during each flash write cycle (Refer to Figure 6). Assuming a cycle time of 180ns, a plane clear operation can be completed in less than 92.2 µseconds.




Figure 4. Flash Write Timing




Figure 5. Flash Write




Figure 6. Plane clear application example

BLOCK WRITE

Block write is also a special RAM port write operation which, in a single RAS cycle, allows for the data in the color register to be written into 4 consecutive column address locations starting from a selected column address in a selected row. The block write operation can be selectively controlled on an I/O basis and a column mask capability is also available.

A block write cycle is performed by holding \overline{CAS} , $\overline{DT}/\overline{OE}$ "high" and DSF "low" at the falling edge of \overline{RAS} and by holding DSF "high" at the falling edge of \overline{CAS} . The state of the $\overline{WB}/\overline{WE}$ input at the falling edge of \overline{RAS} determines whether or not the I/O data mask is enabled $\overline{WB}/\overline{WE}$ must be "low" to enable the I/O data mask or "high" to disable it). At the falling edge of \overline{RAS} , a valid row address and I/O mask data are also specified. At the falling edge of \overline{CAS} , the starting column address location and column mask data must be provided. During a block write cycle, the 2 least significant column address locations (A0C and A1C) are internally controlled and only the six most significant column addresses (A2C~A7C) are latched at the falling edge of \overline{CAS} . (Refer to Figure 7).

An example of the block write function is shown in Figure 8 with a data mask on W_1/IO_1 , W_4/IO_4 , W_6/IO_6 , W_7/IO_7 and column 2. Block write is most effective for window clear and fill operation in frame buffer applications, as shown in the examples in Figure 9.




Figure 7. Block Write Timing

	Mask Data	Column Select	Color Resister Data			Column 0	Column 1	Column 2	Column 3	
W ₁ /IO ₁	0	1	0	1	W ₁ /IO ₁					← Ma
W ₂ /10 ₂	1	1	0		W ₂ /IO ₂	0	0		0	
W ₃ /10 ₃	1	0	1		W ₃ /IO ₃	1	1		1	
W4/104	0	1	1	1	W ₄ /10 ₄					← Mas
W ₅ / 10 ₅	1	-	1	1	W ₅ /10 ₅	1	1		1	-
W ₆ /10 ₆	0	_	1		W ₆ /10 ₆					
W ₇ / 10 ₇	0	-	0	1	W ₇ /10 ₇					
W ₈ /IO ₈	1	-	0	1	W ₈ /10 ₈	0	0		0	

Figure 8. Example of Block Write Operation




Figure 9. Examples of Block Write Application

FAST PAGE MODE BLOCK WRITE CYCLE

Fast page mode block write can be used to perform high speed clear and fill operations. The cycle is initiated by holding the DSF signal "low" at the falling edge of \overline{RAS} and a fast page mode block write is performed during each subsequent \overline{CAS} cycle with DSF held "high" at the falling edge of \overline{CAS} .

If the DSF signal is "low" at the falling edge of $\overline{\text{CAS}}$, a normal fast page mode read/write operation will occur. Therefore a combination of block write and read/write operations can be performed during a fast page mode block write cycle. Refer to the example shown in Figure 10.




Figure 10. Fast Page Mode Block Write Cycle


SAM PORT OPERATION

The TC528128AJ is provided with a 256 words by 8 bits serial access memory (SAM) which can be operated in the single register mode or the split register mode.

SINGLE REGISTER MODE

When operating in the single register mode, high speed serial read or write operations can be performed through the SAM port independent of the RAM port operations, except during read/write/pseudo-write transfer cycles. The preceding transfer operation determines the direction of data flow through the SAM port. If the preceding transfer operation is a read transfer, the SAM port is in the output mode. If the preceding transfer operation is a write or pseudo write transfer, the SAM port is in the input mode. The pseudo write transfer operation only switches the SAM port from output mode to input mode; Data is not transferred from SAM to RAM.

Serial data can be read out of the SAM port after a read transfer (RAM—SAM) has been performed. The data is shifted out of the SAM port starting at any of the 256 bits locations. The TAP location corresponds to the column address selected at the falling edge of \overline{CAS} during the read transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit, as illustrated below.




Subsequent real-time read transfer may be performed on-the-fly as many times as desired, within the refresh constraints of the DRAM array. Simultaneous serial read operation can be performed with some timing restrictions. A pseudo write transfer cycle is performed to change the SAM port from output mode to input mode in order to write data into the serial registers through the SAM port. A write transfer cycle must be used subsequently to load the SAM data into the RAM row selected by the row address at the falling edge of RAS. The starting location in the SAM registers for the next serial write is selected by the column address at the falling edge of CAS. The truth table for single register mode SAM operation is shown in Table 4.

SAM PORT OPERATION	DT/OE at the falling edge of RAS	sc	SE	FUNCTION	Preceded by a	
			L	Enable Serial Read	Read Transfer	
Serial Output Mode			Н	Disable Serial Read	Read Transfer	
			L	Enable Serial Write	Write Transfer	
Serial Input Mode	н		Н	Disable Serial Write	write transfer	
			L	Enable Serial Write	Pseudo Write Transfer	
Serial Input Mode		-	н	Disable Serial Write	rseduo wiite iransiei	

Table 4. Truth Table for SAM Port Operation

SPLIT REGISTER MODE

In split register mode, data can be shifted into or out of one half of the SAM while a split read or split write transfer is being performed on the other half of the SAM. A normal (Non-split) read/write/pseudo write transfer operation must precede any split read/write transfer operation. The non-split read, write and pseudo write transfer will set the SAM port into output mode or input mode. The split read and write transfers will not change the SAM port mode set by preceding normal transfer operation. RAM port operation may be performed independently except during split transfers. In the split register mode, serial data can be shifted in or out of one of the split SAM registers starting from any at the 128 tap locations, excluding the last address of each split SAM, data is shifted in or out sequentially starting from the selected tap location to the most significant bit (127 or 255) of the first split SAM and then the SAM pointer moves to the tap location selected for the second split SAM to shift data in or out sequentially starting from this tap location to the most significant bit (255 or 127) and finally wraps around to the least significant bit, as illustrated in the example below.




REFRESH

The SAM data registers are static flip-flop, therefore a refresh is not required.

DATA TRANSFER OPERATION

The TC528128AJ features two types of internal bidirectional data transfer capability between RAM and the SAM, as shown in Figure 11. During a normal (Non-split) transfer, 256 words by 8 bits of data can be loaded from RAM to SAM (Read Transfer) or from SAM to RAM (Write Transfer). During a split transfer, 128 words by 8 bits of data can be loaded from the lower/upper half of the RAM into the lower/upper half of the SAM (Split Read Transfer) or from the lower/upper half of the SAM into the lower/upper half of the RAM (Split Write Transfer). The normal transfer and split transfer modes are controlled by the DSF special function input signal.



As shown in Table 5, the TC528128AJ supports five types of transfer operations: Read transfer, Split read transfer, Write transfer, Split write transfer and Pseudo write transfer. Data transfer operations between RAM and SAM are invoked by holding the $\overline{DT}/\overline{OE}$ signal "low" at the falling edge of \overline{RAS} . The type of data transfer operation is determined by the state of \overline{CAS} , $\overline{WB}/\overline{WE}$, \overline{SE} and DSF latched at the falling edge of \overline{RAS} . During normal (Non-split) data transfer operations, the SAM port is switched from input to output mode (Read transfer) or output to input mode (Write transfer/Pseudo write transfer) whereas it remains unchanged during split transfer operations (Split read or split write transfers). During a data transfer cycle, the row address $A_0 \sim A_8$ select one of the 512 rows of the memory array to or from which data will be transferred and the column address $A_0 \sim A_7$ select one of the tap locations in the serial register. The selected tap location is the start position in the SAM port from which the first serial data will be read out during the subsequent serial read cycle or the start position in the SAM port into which the first serial data will be written during the subsequent serial write cycle. During split data transfer cycles, the most significant column address (A7C) is controlled internally to determine which half of the serial register will be reloaded from the RAM array.

at the falling edge of RAS			<u>s</u>	Transfer Mode	Transfer Direction	Transfer Bit	SAM Port Mode		
CAS	DT/OE	WB/WE	SE	DSF	Transfer Wode	Harister Direction	110113101 211		
Н	L	Н	*	L	Read Transfer	RAM → SAM	256×8	Input → Output	
Н	L	L	L	L	Write Transfer	SAM → RAM	256×8	Output → Input	
н	L	L	н	L	Pseudo Write Transfer	-	-	Output → Input	
Н	L	н	*	Н	Split Read Transfer	RAM → SAM	128×8	Not changed	
Н	L	L	*	Н	Split Write Transfer	SAM → RAM	128×8	Not changed	

Table 5. Transfer Modes

* : "H" or "L"

READ TRANSFER CYCLE

A read transfer consists of loading a selected row of data from the RAM array into the SAM register. A read transfer is invoked by holding \overline{CAS} "high", $\overline{DT}/\overline{OE}$ "low" $\overline{WB}/\overline{WE}$ "high" and DSF "low" at the falling edge of \overline{RAS} . The row address selected at the falling edge of \overline{RAS} determines the RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of $\overline{DT}/\overline{OE}$. When the transfer is completed, the SAM port is set into the output mode. In a read/real time read transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{DT}/\overline{OE}$ and this data becomes valid on the SIO lines after the specified access time tsca from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of \overline{CAS} .

Figure 12 shows the operation block diagram for read transfer operation.




Figure 12. Block Diagram for Read Transfer Operation

In a read transfer cycle (which is preceded by a write transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{DT}/\overline{OE}$, as shown in Figure 13.




Figure 13. Read Transfer Timing

In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous row data appears on the SIO lines until the $\overline{DT}/\overline{OE}$ signal goes "high" and the serial access time t_{SCA} for the following serial clock is satisfied. This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed without any timing loss. To make this continuous data flow possible, the rising edge of $\overline{DT}/\overline{OE}$ must be synchronized with \overline{RAS} , \overline{CAS} and the subsequent rising edge of SC (t_{RTH}, t_{CTH}, and t_{TSL}/t_{TSD} must be satisfied), as shown in Figure 14.

The timing restriction t_{TSL}/t_{TSD} are 5ns min/15ns min. The split read transfer mode eliminates these timing restrictions.




Figure 14. Real Time Read Transfer

WRITE TRANSFER CYCLE

A write transfer cycle consist of loading the content of the SAM register into a selected row of the RAM array. If the SAM data to be transferred must first be loaded through the SAM port, a pseudo write transfer operation must precede the write transfer cycles. However, if the SAM port data to be transferred into the RAM was previously loaded into the SAM via a read transfer, the SAM to RAM transfer can be executed simply by performing a write transfer directly. A write transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{DT}}/\overline{\text{OE}}$ "low", $\overline{\text{WB}}/\overline{\text{WE}}$ "low", $\overline{\text{SE}}$ "low" and DSF "low" at the falling edge of $\overline{\text{RAS}}$. This write transfer is selectively controlled per RAM I/O block by setting the mask data on the W_i/IO_i lines at the falling edge of $\overline{\text{RAS}}$ (same as in the write-per-bit operation). Figure 15 and 16 show the timing diagram and block diagram for write transfer operations, respectively.




Figure 15. Write Transfer Timing

The row address selected at the falling edge of \overline{RAS} determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of \overline{CAS} determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SIO lines are set in the input mode so that serial data synchronized with the SC clock can be loaded.




Figure 16. Block Diagram for Write Transfer Operation


When consecutive write transfer operations are performed, new data must not be written into the serial register until the \overline{RAS} cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant V_{IL} or V_{IH} during the \overline{RAS} cycle. A rising edge of the SC clock is only allowed after the specified delay t_{SRD} from the rising edge of \overline{RAS} , at which time a new row of data can be written in the serial register.

PSEUDO WRITE TRANSFER CYCLE

A pseudo write transfer cycle must be performed before loading data into the serial register after a read transfer operation has been executed. The only purpose of a pseudo write transfer is to change the SAM port mode from output mode to input mode (A data transfer from SAM to RAM does not occur). After the serial register is loaded with new data, a write transfer cycle must be performed to transfer the data from SAM to RAM. A pseudo write transfer is invoked by holding \overline{CAS} "high", $\overline{DT}/\overline{OE}$ "low", $\overline{WB}/\overline{WE}$ "low", \overline{SE} "high" and DSF "low" at the falling edge of \overline{RAS} . The timing conditions are the same as the one for the write transfer cycle except for the state of \overline{SE} at the falling edge of \overline{RAS} .

SPLIT DATA TRANSFER AND QSF

The TC528128AJ features a bi-directional split data transfer capability between the RAM and the SAM. During split data transfer operation, the serial register is split into two halves which can be controlled independently. Split read or split write transfer operations can be performed to or from one half of the serial register while serial data can be shifted into or out of the other half of the serial register, as shown in Figure 17. The most significant column address location (A7C) is controlled internally to determines which half of the serial register will be reloaded from the RAM array. QSF is an output in which indicates which half of the serial register is in an active state. QSF changes state when the last SC clock is applied to active split SAM, as shown in Figure 18.



I	Active SAM	QSF Level
	lower SAM	"Low"
	upper SAM	"High"

Figure 17. Split Register Mode




Figure 18. QSF Output State During Split Register Mode

SPLIT READ TRANSFER CYCLE

A split read transfer consists of loading 127 words by 8 bits of data from a selected row of the split RAM array into the corresponding non-active split SAM register.

Serial data can be shifted out of the other half of the split SAM register simultaneously. The block diagram and timing diagram for split read transfer mode are shown in Figure 19 and 20, respectively. During split read transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus eliminating timing restrictions as in the case of on-the-fly read transfers. A split read transfer can be performed after a delay of t_{STS}, from the change of state of the QSF output, is satisfied.




Figure 19. Block Diagram for Split Read Transfer




Figure 20. Timing Diagram for Split Read transfer

A normal (Non-split) read transfer operation must precede split read transfer cycles as shown in the example in Figure 21.




Figure 21. Example of Consecutive Read Transfer Operations

SPLIT WRITE TRANSFER CYCLE

A split write transfer consists of loading 128 words by 8 bits of data from the non-active split SAM register into a selected row of the corresponding split RAM array.

Serial data can be shifted into the other half of the split SAM register simultaneously. The block diagram and timing diagram for split write transfer mode are shown in Figure 22 and 23, respectively. During split write transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus allowing for real time transfer. A split write transfer can be performed after a delay of tsts, from the change of state of the QSF output, is satisfied.




Figure 22. Block Diagram for Split Write Transfer




Figure 23. Timing Diagram for Split Write Transfer

A pseudo write transfer operation must precede split transfer cycles as shown in the example in Figure 24. The purpose of the pseudo write transfer operation is to switch the SAM port from output mode to input mode and to set the initial tap location prior to split write transfer operations.




Figure 24. Example of Consecutive Write Transfer Operations

SPLIT-REGISTER OPERATION SEQUENCE (EXAMPLE)

Split read/write transfers must be preceded by a normal (Non-split) transfer such as a read, write or pseudo write transfer. Figure 25 illustrates an example of split register operation sequence after device power-up and initialization. After power-up, a minimum of 8 RAS and 8 SC clock cycles must be performed to properly initialize the device. A read transfer is then performed and the column address latched at the falling edge of CAS sets the SAM tap pointer location which up to that point was in an undefined location. Subsequently, the pointer address is incremented by cycling the serial clock SC from the starting location to the last location in the register (address 255) and wraps around to the tap location set by the split read transfer performed for the lower SAM while the upper SAM is being accessed. The SAM address is incremented as long as SC is clocked. The following split read transfer sets a new tap location in the upper split SAM register address 127 in this example and the pointer is incremented from this location by cycling the SC clock.





Figure 25. Example of Spilit SAM Register Operation Seguence

The next operation is a pseudo write transfer which switches the SAM port from output mode to input mode in preparation for either write transfers or split write transfers. The column address latched at the falling edge of \overline{CAS} during the pseudo write transfer sets the serial register tap location. Serial data will be written into the SAM starting from this location.


TRANSFER OPERATION WITHOUT CAS

During all transfer cycles, the $\overline{\text{CAS}}$ input clock must be cycled, so that the column address are latched at the falling edge of $\overline{\text{CAS}}$, to set the SAM tap location. If $\overline{\text{CAS}}$ was maintained at a constant "high" level during a transfer cycle, the SAM pointer location would be undefined. Therefore a transfer cycle with $\overline{\text{CAS}}$ held "high" is not allowed (Refer to the illustration below).




TAP LOCATION SELECTION IN SPLIT TRANSFER OPERATION

(a) In a split transfer operation, column addresses A0C through A6C must be latched at the falling edge of CAS in order to set the tap location in one of the split SAM registers. During a split transfer, column address A7C is controlled internally and therefore it is ignored internally at the falling edge of CAS.



During a split transfer, it is not allowed to set the last address location (A0C~A6C=7F), in either the lower SAM or the upper SAM, as the tap location.

(b) In the case of multiple split transfers performed into the same split SAM register, the tap location specified during the last split transfer, before QSF toggles, will prevail. In the example shown below, multiple split transfers are performed into the upper SAM (Non-active) while the lower SAM (active) is being accessed at the time when QSF toggles, the first SC serial clock will start shifting serial data starting from the Tap N address location.



SPLIT READ/WRITE TRANSFER OPERATION ALLOWABLE PERIOD

Figure 26 illustrates the relationship between the serial clock SC and the special function output QSF during split read/write transfers and highlights the time periods where split transfers are allowed, relative to SC and QSF.





Figure 26. Split Transfer Operation Allowable Periods

As indicated in Figure 26, a split read/write transfer is not allowed during the period of tSTH + tSTS.


SPLIT TRANSFER CYCLE AFTER NORMAL TRANSFER CYCLE

A split transfer may be performed following a normal transfer (Read/Write/Pseudo-Write transfer) provided that a minimum delay of 30ns from the rising edge of the first clock SC is satisfied (Refer to the illustration shown below).




NORMAL READ TRANSFER CYCLE AFTER NORMAL READ TRANSFER CYCLE

Another read transfer may be performed following the read transfer provided that a minimum delay of 30ns from the rising edge of the first clock SC is satisfied (Refer to the illustration shown below).



NORMAL TRANSFER AFTER SPLIT TRANSFER

A normal transfer (read/write/pseudo write) may be performed following split transfer operation provided that a 30ns minimum delay is satisfied after the QSF signal toggles.



POWER-UP

Power must be applied to the \overline{RAS} and $\overline{DT}/\overline{OE}$ input signals to pull them "high" before or at the same time as the V_{CC} supply is turned on. After power-up, a pause of 200 μ seconds minimum is required with \overline{RAS} and $\overline{DT}/\overline{OE}$ held "high". After the pause, a minimum of 8 \overline{RAS} and 8 SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{DT}/\overline{OE}$ signal must be held "high". If the internal refresh counter is used, a minimum 8 \overline{CAS} -before- \overline{RAS} initialization cycles are required instead of 8 \overline{RAS} cycles.

INITIAL STATE AFTER POWER-UP

When power is achieved with \overline{RAS} , \overline{CAS} , $\overline{DT}/\overline{OE}$ and $\overline{WB}/\overline{WE}$ held "high", the internal state of the TC528128AJ is automatically set as follows.

However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed (200 µseconds pause followed by a minimum of 8 RAS cycles and 8 SC cycles) and before valid operations begin.

	State after power-up
SAM port	Input Mode
QSF	High-Impedance
Color Register	all "0"
WM1 Register	Write Enable
TAP pointer	Invalid

DATA BOOK **TOSHIBA** 1991 MOS MEMORY (VRAM, SRAM)

INTRODUCTION

We continually venture at the leading edge of technology so that we may develop and offer to you a diverse array of semiconductor memory products which may be used in many commercial and industrial applications. At this time, we offer three data books; "MOS-Memory Dynamic RAM and Module", "MOS-Memory Video RAM and Static RAM" and "MOS-Memory ROM".

Particularly, this data book is "MOS-Memory Video RAM and Static RAM" edition.

These data books represent our current culminations of electrical characteristics, timing waveforms and package data for our line of semiconductor memory products.

We hope this information will be very useful for you.

Nov. 1991

TOSHIBA CORPORATION
Semiconductor Group

